AMD

AMD *"Pacifica"* Virtualization Technology



AMD Unveils Virtualization Platform


- AMD To Deliver "Pacifica" Specification to AMD64 Technology Product Family, Further Advancing The Pace of Virtualization Developments -

SUNNYVALE, CALIF -- March 30, 2005 --


AMD (NYSE:AMD) today for the first time publicly disclosed key elements of its "Pacifica" virtualization technology, at the AMD Reviewer's Day in Austin, Texas. "Pacifica" will help extend AMD's technology leadership when it brings to market technology that is designed to enhance 64-bit server virtualization technologies for x86based servers, desktops and mobile computers.



Carve a Server into Many Virtual Machines



- Virtualization software manages resources between Host and Guest OS's
- Application can suffer decreased performance due to added overhead



- Virtualization Software (Xen Hypervisor) is the host environment.
- Enables better software performance by eliminating some of the associated overhead
- If Hardware is available, the Hypervisor can be designed to take advantage of it



- Native virtualization of x86 architecture requires "unnatural acts" to achieve – leading to increased performance overhead, lower security, and increased complexity
- Moving functionality traditionally served by software-based hypervisor into the processor helps to solve these problems.
- PACIFICA is next logical evolution to the AMD's Direct Connect Architecture to provide technology for silicon enhanced virtualization
- PACIFICA allows the software vendors to focus on the value-add, leaving the worry of implementing virtual machine to the processor.

Pacifica virtualization technology allows AMD to continue to offer a competitive performance roadmap while meeting the system architecture demands of our customers



- •Pacifica drastically reducing the complexity and performance impact of existing x86/64 virtualization
- Pacifica enabled parts will launch in AMD processors beginning in 1H'2006 across segments; mobile, server/workstation, and desktop markets
- •Compatible with x86 and AMD64 applications no change in legacy software is required.
- •Virtualization and partitioned applications will experience the greatest **performance advantage**.
- •AMD Opteron with Pacifica *enhanced virtualization* is a continuing example of how AMD is extending it's **Direct Connect Architecture** and **multi-core technology** leadership


Pacifica Features to Accelerate & Secure Virtualization



- New Processor Mode: *Guest Mode*
- New Data Structure: Virtual Machine Control Block (VMCB)
- New Instruction: VMRUN
- New memory mode: Real Mode w/ Paging
- External Access Protection through *Device Exclusion Vectors* (*DEV*)
- **Selective Interception**, increasing performance and enabling para-virtualization
- Support for **SKINIT** ("secure kernel" init)
- Tagged TLB
- Nested Page Table Support
- Interrupt architecture changes
 - -VM assists for interrupt handling
 - -Virtual interrupt support and APIC.TPR virtualization
- All instructions now restartable



- Virtualization based on Virtual Machine Run (VMRUN) instruction
- VMRUN executed by host causes the guest to run
- Guest runs until it exits back to the host
- World-switch: host \rightarrow guest \rightarrow host
- Host resumes at the instruction following VMRUN



Core Pacifica Architecture: VMCB




- All CPU state for guest is located in the Virtual Memory Control Block (VMCB) data structure
- VMRUN: Entry
 - Host state is saved to memory
 - Guest state loaded from VMCB
 - Guest runs
- VMRUN: Exit
 - Guest state is saved back to VMCB
 - Host state loaded from memory
- Host state saved using Model Specific Register (MSR): vm_hsave_pa



- Guest runs until:
 - It performs an action that causes an exit to the host
 - It explicitly executes the VMMCALL instruction
- The VMCB for a guest has settings that determine what actions cause the guest to exit to host
 - These intercepts can vary from guest to guest
 - Two kinds of intercepts
 - Exception & Interrupt Intercepts
 - Instruction Intercepts
 - Rich set of intercepts allow the host to set customize each guest's privileges
- Information about the intercepted event is put into the VMCB on exit

Pacifica Silicon Enhanced Virtualization





AMD Xen Plans



- •Develop Pacifica port to Xen
- Support to continue to maintain Xen completely Open Source
- •Support Xen Team with testing to make robust
- •Support IHV's and ISV's with Hardware and/or Simulator
 - See us at the AMD Pacifica BOF session
- Support integration of Xen to distributions





- Virtualization is being used in several server scenarios today
- AMD expects that virtualization will prove valuable for PC clients too
- There are ways to modify the X86 architecture, so that virtualization is easier to accomplish, performs better, and provides more security
- AMD's *Pacifica* technology is being developed for future AMD64 CPUs for servers and clients
- Key technologies include adding new instructions, supporting different methods of handling page tables, handle host and guest interrupts (including SMI/SMM), and provide DMA protection

Pacifica Program Contacts



Steve McDowell Division Marketing Manager steven.mcdowell@amd.com

Elsie Wahlig Platform Software Architect elsie.wahlig@amd.com

AMD, the AMD Arrow logo, AMD Opteron, and combinations thereof, are trademarks of Advanced Micro Devices, Inc. Other names are for informational purposes only and may be trademarks of their respective owners.



Backup

Pacifica: DMA Protection




- Protection Domains
 - Mapping from bus/device ID to protection domain
- Device Exclusion Vector (DEV)
 - One DEV per protection domain
 - Permission-checks all upstream accesses
 - 1 bit per physical 4K page (0.003% tax; 128K / 4G) of the system address space
 - Protection for both DRAM and Memory Mapped IO space
 - *Contiguous* table in physical memory



- Pacifica implements a flexible architecture for System Management Interrupt (SMI)/SMM
 - Full legacy support for SMI from within host or guest
 - SMI Intercepts:
 - Allow host to scrub state if needed followed by native SMI from host
 - Support for "containerized" SMM
 - SMM Mode control via SMM_CTL_MSR
 - Allow host to scrub state and dispatch the SMM handler from a VMCB

Pacifica: Containerized SMM Flow







- SMM code is designed to start in real mode
- Memory protections rely on paging, guests *must* run with paging enabled
- Pacifica Solution: Paged Real Mode
 - Only available for guests
 - cr0.pg=1, cr0.pe=0
 - Host must intercept page faults
 - Real-mode address translation (segment+offset) = Linear address → translation via SPT → physical address
 - Correct composition of SPT's is host responsibility
 - Guest is assuming linear, 0-based mapping