









14.3 Why Performance Monitoring and Evaluation are Needed

- Common purposes of performance evaluation
 - Selection evaluation
 - Performance projection
 - Performance monitoring
- Performance evaluation useful when:
 - Developing a system
 - Deciding whether to buy or upgrade
 - System tuning

















14.5.3 Application-Specific Evaluation

- Hybrid methodology
 - Combines the vector-based methodology with a trace
 - Useful for system's whose execution environment depends not only the target application, but on the stream of user requests (e.g., a Web server)
- · Kernel program
 - A simple algorithm (e.g., matrix inversion) or an entire program
 - Executed "on paper" using manufacturer's timings
 - Useful for consumers who have not yet purchased a system
 - Not commonly used anymore

© 2004 Deitel & Associates, Inc. All rights reserved.

















14.5.8 Performance Monitoring

Technique Trace	Pescription
Irace	Record of real application requests to the operating system, which identifies a system's workload.
Profile	Record of kernel activity taken during a real session. Profiles indi- cate the relative usage of operating system primitives.
Timing	Raw measure of hardware performance, which can be used for quick comparisons between related systems.
Microbenchmarks	Raw measure of how quickly an operating system performs an iso- lated operation.
Application-specific evaluation	Evaluation that determines how efficiently a system executes a par- ticular application.
Analytic modeling	Technique in which an evaluator builds and analyzes a mathemati- cal model of a computer system.
Benchmark	Program typical of one that will be run on the given system, used for comparisons between systems.
Synthetic program	Program that isolates the performance of a particular operating system component.
Simulation	Technique in which a computer model of the system is evaluated. The results of the simulation must be validated against the actual system once the system is built.
Performance monitoring	Ongoing evaluation of a system once it is installed, allowing admin- istrators to assess whether it is meeting its demands and to deter- mine which areas of its performance require improvement.

















Figure 14.2 The ten most frequently executed instructions on IBM's System/370 architecture. (Courtesy of International Business Machines Corporation.)				
Opcode	Instruction	% of Executions		
BC	Branch Condition	20.2		
L	Load	15.5		
ТМ	Test Under Mask	6.1		
ST	Store	5.9		
LR	Load Register	4.7		
LA	Load Address	4.0		
LTR	Test Register	3.8		
BCR	Branch Register	2.9		
MVC	Move Characters	2.1		
LH	Load Half Word	1.8		

14.8.2 Reduced Instruction Set Computing (RISC)

- RISC
 - Few instructions
 - Complexity in the software
 - Instruction decode hardwired
 - All instructions a fixed size (typically, one machine word)
 - All instructions require nearly the same amount execution time
 - Many general purpose registers
- RISC performance gains vs. CISC
 - Better use of pipelines
 - Delayed branching
 - Common instructions execute fast
 - Fewer memory accesses



Figure 14.3 RISC and CISC comparison.				
Category	Characteristics of CISC Processors	Characteristics of RISC Processors		
Instruction length	Variable, typically 1 to 10 bytes.	Fixed, typically 4 bytes.		
Instruction decode	Via microcode.	In hardware.		
Number of instructions in ISA	Many (typically several hun- dred), including many com- plex instructions.			
Number of instructions per program	Few.	Many (often about 20 pe cent more than for CISC).		
Number of general-pur- pose registers	Often, few (e.g., eight in the Intel Pentium 4 processor). ⁸⁴	Many (typically, 32).		
Complexity	In hardware.	In the compiler.		
Ability to exploit parallelism through pipelining	Limited.	Broad.		
Underlying philosophy	Implement as many opera- tions as possible.	Make the common cas fast.		
Examples	Pentium, Athlon.	MIPS, SPARC, G5.		





14.8.4 Explicitly Parallel Instruction Computing (EPIC)

- Motivations
 - Hardware complexity from superscalar architectures do not scale well
 - Exploit instruction-level parallelism (ILP)
- Characteristics
 - Many execution units
 - Borrows from superscalar and VLIW techniques
 - Compiler decides path of execution; no OOO
 - Multi-op instructions
 - Branch predication
 - Speculative loading

© 2004 Deitel & Associates, Inc. All rights reserved.

