



# CS 3214 lecture # 21 "virtual memory"

Memory management  
 heap - explicit/manual  
 automatic



Address translation

virt address → physical address

MMU PTBR register

Page table


PTE

VP <sub>0</sub>	code	→ 1	PT <sub>1</sub>
VP <sub>1</sub>	heap	→ 2	PT <sub>2</sub>
VP <sub>2</sub>	<del>code</del>	→ 3	PT <sub>3</sub>
VP <sub>3</sub>	stack	→ 4	VP <sub>2</sub>
		→ 5	
		→ 6	
		→ 7	VP <sub>3</sub>

valid bit      36 bits

0	1001
1	0100
2	0...
3	1111

TLB - translation lookaside buffer



PTE: mapping

valid

asid

permissions

e.g.

(r,w,x)

granularity

for

permissions

TLB

big pages?

+ faster (better TLB coverage)


- waste of space



+ less space for page tables

Virtual Memory: goals

- private address spaces
- more memory than phys. machine
- protection - processes
- protection - kernel

Context switch





Intel MPK  
memory protection keys

Next time: what address space looks like  
where memory actually lives  
demand paging