# Virginia IIII Tech

## Instructions:

- Print your name in the space provided below.
- This examination is closed book and closed notes, aside from the permitted one-page formula sheet. No calculators or other computing devices may be used. The use of any such device will be interpreted as an indication that you are finished with the test and your test form will be collected immediately.
- Answer each question in the space provided. If you need to continue an answer onto the back of a page, clearly indicate that and label the continuation with the question number.
- If you want partial credit, justify your answers, even when justification is not explicitly required.
- There are 10 questions, some with multiple parts, priced as marked. The maximum score is 100.
- When you have completed the test, sign the pledge at the bottom of this page and turn in the test.
- If you brought a fact sheet to the test, write your name on it and turn it in with the test.
- Note that failing to return this test, or discussing its content with a student who has not taken it, is a violation of the Honor Code.

# Do not start the test until instructed to do so!

printed

Name

<u>Solution</u>

Pledge: On my honor, I have neither given nor received unauthorized aid on this examination.

signed



WILL MAKE US MORE EMPATHETIC?	NO
WILL MAKE US LESS CARING?	NO
WILL TEENS USE FOR SEX?	YES
WERE THEY GOING TO HAVE SEX ANYWAY?	YES
WILL DESTROY MUSIC?	NO
WILL DESTROY ART?	NO
BUT CAN'T WE GO BACK TO A TIME WHEN-	NO
WILL BRING ABOUT WORLD PEACE?	NO
WILL CAUSE WIDESPREAD ALIENATION BY CREATING A WORLD OF EMPTY EXPERIENCES?	WE WERE ALREADY ALIENATED

xkcd.com

1. [10 points] Consider the following statement about the MIPS32 datapath design:

The adoption of a pipelined datapath design will decrease the total time (latency) to execute a typical instruction, and therefore decrease the total time required to execute a typical sequence of instructions.

If the statement is true, explain why. If the statement is false, explain why adopting a pipelined datapath does improve overall performance.

As we saw in class, the introduction of the MIPS32 pipeline would actually increase the total latency for every supported instruction, so there's no gain at all there.

But, with the pipelined design, we would (ideally) complete one instruction per <u>much shorter</u> clock cycle, relative to the long clock cycle of the single-cycle design.

The effect is that we improve the throughput.

[12 points] This question relates to the execution of MIPS32 instructions on a pipelined datapath, with both forwarding
and hazard detection. Complete the following sequence of assembly instructions so that completing the execution of the
instruction that's currently in the ID stage would require forwarding from both the EX/MEM interstage buffer and the
MEM/WB interstage buffer (but no stall in either case):

add \$†2, \$s0, \$s1		
add \$t1, \$s2, \$s3		tim
add \$t0, \$t1, \$t2	# currently in the ID stage	Φ

In your answer above, what must be forwarded from the EX/MEM interstage buffer?

The value that the second add instruction will write to \$t1.

In your answer above, what must be forwarded from the MEM/WB interstage buffer?

The value that the first add instruction will write to \$t2.

3. [8 points] The Hazard Detection unit was added to the pipeline design in order to deal with what specific scenario? Give an example and explain it.

The purpose of the Hazard Detection unit is to stall the reading instruction when the writing instruction is lw and is once cycle ahead of the reading instruction:

lw \$t0, (\$t1) add \$t3, \$t0, \$t2

4. [8 points] The Forwarding Unit takes (as input) the write-to register numbers from the instruction that's in the EX stage and from the instruction that's in the MEM stage. But the Hazard Detection unit does not take the write-to register number for the instruction that's in the MEM stage. Explain.

The load-use hazard described above occurs only in situations where the writing instruction is one cycle ahead of the reading instruction.

Therefore, the register the instruction that's two cycles ahead is irrelevant (for this issue).

5. [10 points] Why can't the given MIPS32 pipeline design (with forwarding and hazard detection) correctly execute the following sequence of instructions? Or can it?

	lw	\$t0,	0(\$s1)	#	1
more:				#	2
	lw	\$t1,	4(\$s1)	#	3
	add	\$t2,	\$t1, \$t0	#	4
	sub	\$t2,	\$t2, \$s1	#	5
	beq	\$t2,	\$zero, more	#	6
	add	\$s2,	\$t2, \$t0	#	7
	SW	\$s2,	8(\$s1)	#	8

The problem is the occurrence of the beq instruction (#6).

With the given pipeline design, we do not decide whether to take the branch until the beq reaches the MEM stage, where we set the control signal for the MUX and choose the next value for the PC.

The given pipeline design has no way to deal with this delay. It will fetch some instruction when beq moves into EX, and another when beq moves into MEM, but those may not be the correct instructions to execute next.

**6.** [10 points] Was it logically necessary to add interstage buffers to the pipeline design? If yes, explain why. "They store stuff" is not an acceptable answer. If it was not logically necessary, what was the rationale for adding them?

In order for the pipeline to execute instructions correctly, the control signals relevant to each instruction must move forward, stage by stage, along with the instruction.

The interstage buffers operate like registers in that they only update state on a clock tick.

Therefore, they allow us to synchronize each instruction with its control signals as it moves down the pipeline.

So, they ARE logically necessary.

7. [10 points] Refer to the diagram of the MIPS32 pipeline with forwarding and hazard detection.

Consider the control signal RegWrite, which is set in the ID stage of the pipeline. That signal is passed forward via the ID/EX, EX/MEM and MEM/WB interstage buffers. But the signal is then sent back to the ID stage, bypassing the interstage buffers.

Why is the signal NOT sent back to the ID stage via the interstage buffers? Be precise and direct.

Any instruction that writes to a register (R-type and lw) does not do so until that instruction reaches the WB stage of the pipeline.

Since the write must occur during the (first half of the) clock cycle the instruction is in WB, we must send the RegWrite signal (and write register number and write data) to the register file in the ID stage.

Interstage buffers update their state on clock "ticks".

If any of those were sent "backwards" via the interstage buffers, the write could not occur during the correct clock cycle, even assuming forwarding logic and hazard logic and interstage buffer sizes were updated to support this.

#### CS 2506 Computer Organization II

8. [12 points] A system has  $2^{48}$  bytes of DRAM. The system has a single level of cache memory, organized in  $2^9$  sets each holding  $2^8$  blocks, with a block size of  $2^7$  bytes.

#### Recall that we number bits of an address from low to high, starting at 0.

Which bits of a DRAM address **A** would be used to determine the set number to which that address would be mapped?

## $A_{15}A_{14}A_{13}A_{12}A_{11}A_{10}A_{9}A_{8}A_{7}$

Which bits of a DRAM address would be used for the tag field?

#### **A**<sub>47</sub>...**A**<sub>16</sub>

How many bytes of user (DRAM) data can the cache hold? Express your answer as a power of 2.

# $2^9 \times 2^8 \times 2^7 = 2^{24}$

For a given physical address, in how many places could the corresponding block of DRAM be stored in the cache?

The address determines the unique set number to which the data must be stored; however, it could be placed in ANY of the lines within that set:

#### 2<sup>8</sup>

9. [8 points] Give an example of C code that exhibits spatial locality, and explain why.

There are many examples; convincing ones will involve traversing an array in a stride-1 pattern, and comment on that in the explanation.

- **10.** This question is about the effect of associativity on cache implementation.
  - a) [2 points] Which cache design approach implies that for each DRAM address there is only a single location where the corresponding block of data could be stored in the cache?

## This is true for a direct-mapped cache (one in which each set stores a single block).

b) [6 points] Describe the logical conditions that determine whether a particular cache line (block) contains the data matching a particular DRAM address.

A match occurs precisely if and only if the cache line's Valid bit is 1 and the tag stored in the cache line equals the tag portion of the DRAM address.

c) [4 points] Some cache designs imply that there are several (or many) locations where the block of data corresponding to a DRAM address could be stored (in the cache). How can the cache be implemented so that the cost of searching each of those possible locations for a match is minimized? Be complete.

A cache match occurs when the valid bit in a cache line is set AND the address tag matches the tag in the cache line.

We can check each of the lines in a given set in parallel by simply supplying <u>for each line</u> equality hardware for the tags and an AND gate to check that both conditions hold.

The key is simply that we can replicate the necessary hardware (at some cost in space) and perform all the checks simultaneously.