# Hello, World!

```plaintext
.data
## Data declaration section

out_string: .asciiz "\nHello, World!\n"

.text
## Assembly language instructions go in text segment

main:
## Start of code section

li $v0, 4  # system call code for printing string = 4
la $a0, out_string  # load address of string to be printed into $a0
syscall  # call operating system to perform operation
          # specified in $v0
          # syscall takes its arguments from $a0, $a1, ...

il $v0, 10  # terminate program
syscall
```

This illustrates the basic structure of an assembly language program.

- data segment and text segment
- use of label for data object (which is a zero-terminated ASCII string)
- use of registers
- invocation of a system call
MIPS Register Names

MIPS assemblers support standard symbolic names for the general-purpose registers:

- `$zero` stores value 0; cannot be modified
- `$v0-1` used for system calls and procedure return values
- `$a0-3` used for passing arguments to procedures
- `$t0-9` used for local storage; calling procedure saves these
- `$s0-7` used for local storage; called procedure saves these

And for the reserved registers:

- `$sp` stack pointer
- `$fp` frame pointer; primarily used during stack manipulations
- `$ra` used to store return address in procedure call
- `$gp` pointer to area storing global data (data segment)
- `$at` reserved for use by the assembler
- `$k0-1` reserved for use by OS kernel
MIPS Arithmetic Instructions

All arithmetic and logical instructions have 3 operands

Operand order is fixed (destination first):

<opcode>   <dest>, <leftop>, <rightop>

Example:

C code:           a = b + c;

MIPS code:       add $s0, $s3, $s2

“The natural number of operands for an operation like addition is three…requiring every instruction to have exactly three operands, no more and no less, conforms to the philosophy of keeping the hardware simple”
Here are the most basic arithmetic instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Example Code</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>add</strong></td>
<td>$rd,$rs,$rt</td>
<td>Addition with overflow</td>
</tr>
<tr>
<td></td>
<td>GPR[rd] &lt;-- GPR[rs] + GPR[rt]</td>
<td></td>
</tr>
<tr>
<td><strong>div</strong></td>
<td>$rs,$rt</td>
<td>Division with overflow</td>
</tr>
<tr>
<td></td>
<td>$lo &lt;-- GPR[rs]/GPR[rt]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$hi &lt;-- GPR[rs]%GPR[rt]</td>
<td></td>
</tr>
<tr>
<td><strong>mul</strong></td>
<td>$rd,$rs,$rt</td>
<td>Multiplication without overflow</td>
</tr>
<tr>
<td></td>
<td>GPR[rd] &lt;-- (GPR[rs]*GPR[rt])[31:0]</td>
<td></td>
</tr>
<tr>
<td><strong>sub</strong></td>
<td>$rd,$rs,$rt</td>
<td>Subtraction with overflow</td>
</tr>
<tr>
<td></td>
<td>GPR[rd] &lt;-- GPR[rs] - GPR[rt]</td>
<td></td>
</tr>
</tbody>
</table>

Instructions "with overflow" will generate an runtime exception if the computed result is too large to be stored correctly in 32 bits.

There are also versions of some of these that essentially ignore overflow, like addu.
Limitations and Trade-offs

**Design Principle:** simplicity favors regularity.

Of course this complicates some things...

C code: \[ a = b + c + d; \]

MIPS pseudo-code:

```
add $s0, $s1, $s2
add $s0, $s0, $s3
```

Operands must be registers (or immediates), only 32 registers are provided
Each register contains 32 bits

**Design Principle:** smaller is faster.

Why?
In MIPS assembly, *immediates* are literal constants.

Many instructions allow immediates to be used as parameters.

```
addi $t0, $t1, 42  # note the opcode
li $t0, 42         # actually a pseudo-instruction
```

Note that immediates cannot be used with all MIPS assembly instructions; refer to your MIPS reference card.

Immediates may also be expressed in hexadecimal: \(0x2A\)
**MIPS Logical Instructions**

Logical instructions also have three operands and the same format as the arithmetic instructions:

\[
\text{<opcode>} \quad \text{<dest>}, \quad \text{<leftop>}, \quad \text{<rightop>}
\]

Examples:

```
and   $s0, $s1, $s2   # bitwise AND
andi  $s0, $s1, 42
or    $s0, $s1, $s2   # bitwise OR
ori   $s0, $s1, 42
nor   $s0, $s1, $s2   # bitwise NOR (i.e., NOT OR)
sll   $s0, $s1, 10     # logical shift left
srl   $s0, $s1, 10     # logical shift right
```
MIPS Load and Store Instructions

Transfer data between memory and registers

Example:


MIPS code: 

\[
\begin{align*}
\text{lw} & \quad \$t0, 32(\$s3) \quad \# \quad \$t0 \leftarrow \text{Mem}[\$s3+32] \\
\text{add} & \quad \$t0, \$s2, \$t0 \\
\text{sw} & \quad \$t0, 48(\$s3) \quad \# \quad \text{Mem}[\$s3+48] \leftarrow \$t0
\end{align*}
\]

Can refer to registers by name (e.g., \$s2, \$t2) instead of number

Load command specifies destination first: \( \text{opcode \ <dest>, \ <address>} \)

Store command specifies destination last: \( \text{opcode \ <dest>, \ <address>} \)

Remember arithmetic operands are registers or immediates, not memory!

Can’t write: \( \text{add} \ 48(\$s3), \$s2, 32(\$s3) \)
In MIPS assembly, a label is simply a string used to name a location in memory.

A label may refer to the location of a data value (variable) or of an instruction.

In essence, think of a label as representing an address.

Labels are terminated by a colon character.

```
.data
N:      .word 10

.text
main:
    lw $t0, N      # $t0 <- Mem[N] (10)
    la $t1, N      # $t1 <- N (address)
    ...
exit:   li $v0, 10
        syscall
```
Addressing Modes

In *register* mode the address is simply the value in a register:

```
    lw  $t0, ($s3)  # use value in $s3 as address
```

In *immediate* mode the address is simply an immediate value in the instruction:

```
    lw  $t0, 0       # almost always a bad idea
```

In *base + register* mode the address is the sum of an immediate and the value in a register:

```
    lw  $t0, 100($s3)  # address is $s3 + 100
```

There are also various *label* modes:

```
    lw  $t0, absval      # absval is a label
    lw  $t0, absval + 100
    lw  $t0, absval + 100($s3)
```
MIPS unconditional branch instructions:

- `j Label` # PC = Label
- `b Label` # PC = Label
- `jr $ra` # PC = $ra

These are useful for building loops and conditional control structures.
Decision making instructions
- alter the control flow,
- i.e., change the "next" instruction to be executed

MIPS conditional branch instructions:

\[
\text{bne} \quad \text{t}0, \text{t}1, <\text{label}> \quad \# \text{branch on not-equal} \\
\quad \# \text{PC} += 4 + \text{Label if} \\
\quad \# \quad \text{t}0 \neq \text{t}1 \\
\text{beq} \quad \text{t}0, \text{t}1, <\text{label}> \quad \# \text{branch on equal}
\]

Labels are strings of alphanumeric characters, underscores and periods, not beginning with a digit. They are declared by placing them at the beginning of a line, followed by a colon character.
if ( i < j )
goto A;
else
  goto B;

# $s3 == i, $s4 == j
  slt $t1, $s3, $s4
  beq $zero, $t1, B
A:    # code...
   b    C
B:    # code...
C:
for Loop Example

```c
int Sum = 0;
for (int i = 1; i <= N; ++i) {
    Sum = Sum + i;
}
```

```assembly
# $s0 == Sum, $s1 == N, $t0 == i
move $s0, $zero       # register assignment
lw  $s1, N           # assume global symbol
li   $t0, 1           # literal assignment
loop: beq $t0, $s1, done   # loop test
add  $s0, $s0, $t0    # Sum = Sum + i
addi $t0, $t0, 1      # ++i
b     loop             # restart loop
done:
```
MIPS programmers are expected to conform to the following conventions when using the 29 available 32-bit registers:

<table>
<thead>
<tr>
<th>Name</th>
<th>Register number</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>$zero</td>
<td>0</td>
<td>the constant value 0</td>
</tr>
<tr>
<td>$v0-$v1</td>
<td>2-3</td>
<td>values for results and expression evaluation</td>
</tr>
<tr>
<td>$a0-$a3</td>
<td>4-7</td>
<td>arguments</td>
</tr>
<tr>
<td>$t0-$t7</td>
<td>8-15</td>
<td>temporaries</td>
</tr>
<tr>
<td>$s0-$s7</td>
<td>16-23</td>
<td>saved</td>
</tr>
<tr>
<td>$t8-$t9</td>
<td>24-25</td>
<td>more temporaries</td>
</tr>
<tr>
<td>$gp</td>
<td>28</td>
<td>global pointer</td>
</tr>
<tr>
<td>$sp</td>
<td>29</td>
<td>stack pointer</td>
</tr>
<tr>
<td>$fp</td>
<td>30</td>
<td>frame pointer</td>
</tr>
<tr>
<td>$ra</td>
<td>31</td>
<td>return address</td>
</tr>
</tbody>
</table>

Register 1 ($at) is reserved for the assembler, 26-27 ($k0, $k1) for operating system.

Registers 28-31 ($gp, $sp, $fp, $ra) are reserved for special uses, not user variables.
You may have noticed something is odd about a number of the MIPS instructions that have been covered so far. For example:

\[
\text{li} \quad $t0, 0xFFFFFFFF
\]

Now, logically there's nothing wrong with wanting to place a 32-bit value into one of the registers.

But there's certainly no way the instruction above could be translated into a 32-bit machine instruction, since the immediate value alone would require 32 bits.

This is an example of a pseudo-instruction. A MIPS assembler, or SPIM, may be designed to support such extensions that make it easier to write complex programs.

In effect, the assembler supports an extended MIPS architecture that is more sophisticated than the actual MIPS architecture of the underlying hardware.

Of course, the assembler must be able to translate every pseudo-instruction into a sequence of valid MIPS assembly instructions.
**Basic fact:** at the machine language level there are no explicit data types, only contents of memory locations. The concept of type is present only implicitly in how data is used.

**declaration:** reserving space in memory, or deciding that a certain data item will reside in a certain register.

Directives are used to reserve or initialize memory:

- `.data` # mark beginning of a data segment
- `.asciiz "a string"` # declare and initialize a string
- `.byte 13, 14, -3` # store values in successive bytes
- `.space 16` # alloc 16 bytes of space
- `.word 13, 14, -3` # store values in successive words

A complete listing of MIPS/MARS directives can be found in the MARS help feature.
Arrays

First step is to reserve sufficient space for the array.

Array elements are accessed via their addresses in memory, which is convenient if you’ve given the `.space` directive a suitable label.

```
.data
list: .word 2, 3, 5, 7, 11, 13, 17, 19, 23, 29
size: .word 10

la $t1, list  # get array address
li $t2, 0  # set loop counter

print_loop:  
beq $t2, $t3, print_loop_end  # check for array end

lw $a0, ($t1)  # print value at the array pointer
li $v0, 1
syscall

addi $t2, $t2, 1  # advance loop counter
addi $t1, $t1, 4  # advance array pointer
j print_loop  # repeat the loop

print_loop_end:
```
This is part of the palindrome example from the course website:

```mips
.data
string_space:  .space 1024
...
# prior to the loop, $t1 is set to the address of the first
# char in string_space, and $t2 is set to the last one

test_loop:
    bge  $t1, $t2, is_palin  # if lower pointer >= upper
                          #   pointer, yes

    lb   $t3, ($t1)        # grab the char at lower ptr
    lb   $t4, ($t2)        # grab the char at upper ptr
    bne  $t3, $t4, not_palin # if different, it's not

    addu $t1, $t1, 1      # advance lower ptr
    subu $t2, $t2, 1      # advance upper ptr
    j    test_loop        # repeat the loop
...
```
From previous study of high-level languages, we know the basic issues:
- declaration: header, body, local variables
- call and return
- parameters of various types, with or without type checking, and a return value
- nesting and recursion

At the machine language level, there is generally little if any explicit support for procedures. This is especially true for RISC architectures.

There are, however, many conventions at the assembly language level.
Procedure Call and Return

Calling a procedure requires transferring execution to a different part of the code... in other words, a branch or jump operation:

\[
\text{jal } \text{<address>} \quad \# \text{ $ra = PC + 4}
\]
\[
\quad \# \text{ PC = <address>}
\]

MIPS reserves register $31, aka $ra, to store the return address.

The called procedure must place the return value (if any) somewhere from which the caller can retrieve it. The convention is that registers $v0 and $v1 can be used to hold the return value. We will discuss what to do if the return value exceeds 4 bytes later...

Returning from the procedure requires transferring execution to the return address the jal instruction placed in $ra:

\[
\text{jr } \text{$ra} \quad \# \text{ PC = $ra}
\]
Passing Parameters

In most cases, passing parameters is straightforward, following the MIPS convention:

\[
\begin{align*}
$a0 & \quad \# \text{1st parameter} \\
$a1 & \quad \# \text{2nd parameter} \\
$a2 & \quad \# \text{3rd parameter} \\
$a3 & \quad \# \text{4th parameter}
\end{align*}
\]

The called procedure can then access the parameters by following the same convention.

What if a parameter needs to be passed by reference? Simply place the address of the relevant data object in the appropriate register, and design the called procedure to treat that register value accordingly.

What if a parameter is smaller than a word? Clever register manipulation in the callee.

What if there are more than four parameters? We'll discuss that later…
Procedure Example 1

Let's implement a MIPS procedure to get a single integer input value from the user and return it:

```
get_integer:
    # Prompt the user to enter an integer value. Read and return it. It takes no parameters.
    li $v0, 4  # system call code for printing a string = 4
    la $a0, prompt  # address of string is argument 0 to print_string
    syscall  # call operating system to perform print operation
    li $v0, 5  # get ready to read in integers
    syscall  # system waits for input, puts the value in $v0
    jr $ra
```

Since this doesn't use any registers that it needs to save, there's no involvement with the run-time stack.
Since the procedure does not take any parameters, the call is simple. The return value will, by convention, have been placed in $v0.

```
   ...  
   .data   # Data declaration section
   prompt: .asciiz "Enter an integer value\n"

   .text

   main:            # Start of code section
       jal    get_integer   # Call procedure
       move   $s0, $v0      # Put returned value in "save" reg
   ...  
```
In addition to memory for static data and the program text (machine code), MIPS provides space for the run-time stack (data local to procedures, etc.) and for dynamically-allocated data:

Dynamic data is accessed via pointers held by the program being executed, with addresses returned by the memory allocator in the underlying operating system.
MIPS provides a special register, $sp$, which holds the address of the most recently allocated word on a stack that user programs can employ to hold various values:

![Diagram of the system stack](image)

Note that the *run-time stack* is "upside-down". That is, $sp$, decreases when a value is added to the stack and increases when a value is removed.

So, you decrement the stack pointer by 4 when pushing a new value onto the stack and increment it by 4 when popping a value off of the stack.
MIPS programs use the runtime stack to hold:

- "extra" parameters to be passed to a called procedure
- register values that need to be preserved during the execution of a called procedure and restored after the return
- saved procedure return address, if necessary
- local arrays and structures, if any

*activation record* or *stack frame* for called procedure
System Stack Conventions

By convention, the caller will use:
- registers $s0 - $s7 for values it expects to be preserved across any procedure calls it makes
- registers $t0 - $t9 for values it does not expect to be preserved

It is the responsibility of the called procedure to make sure that if it uses any of the registers $s0 - $s7 it backs them up on the system stack first, and restores them before returning.

Obviously, the called procedure also takes responsibility to:
- allocate any needed space on the stack for local data
- place the return value onto the stack

In some situations, it is useful for the caller to also maintain the value that $sp held when the call was made, called the frame pointer. The register $fp would be used for this purpose.