From L3 to seL4 What Have We Learnt in 20 Years of L4 Microkernels?

Kevin Elphinstone and Gernot Heiser

Presented by: Yuzhong Wen


- Invented by Jochen Liedtke
- A family of microkernels
 - Active: seL4, NOVA, OKL4, Fiasco.OC
 - Deactive: L4Ka::Pistachio, NICTA::Pistachio-embedded, L4 Hazelnut, L4/Alpha, L4/MIPS...
- Widely used
 - Real-time systems
 - Resource limited systems
 - Security related systems



- Invented by Jochen Liedtke
- A family of microkernels
 - Active: seL4, NOVA, OKL4, Fiasco.OC
 - Deactive: L4Ka::Pistachio, NICTA::Pistachio-embedded, L4 Hazelnut, L4/Alpha, L4/MIPS...
- Widely used
 - Real-time systems
 - Resource limited systems
 - Security related systems











- System design
 - The kernel is "micro"
 - Device drivers, network stack are in userspace




- System design
 - The kernel is "micro"
 - Device drivers, network stack are in userspace







- Beyond the kernel
 - OS layer as userspace process



The problem?

- IPC design
- Hardware resource management
- Process management
- Programmability



Synchronous IPC

- Synchronous IPC

- Essential for L4 implementation
- Not flexible for handling interrupts
- Not scalable
- Synchronous + Asynchronous IPC
 - Asynchronous endpoints
 - Violate minimality!
- Pure asynchronous

Synchronous IPC

- Synchronous IPC

- Essential for L4 implementation
- Not flexible for handling interrupts
- Not scalable
- Synchronous + Asynchronous IPC
 - Asynchronous endpoints
 - Violate minimality!
- Pure asynchronous

From synchronous to asynchronous

IPC message structure

- In register messages(short message)
 - Physical register based messages
 - Limited by architecture
 - Virtual message registers
 - Fixed size

struct (label, Word [2] w)

- Flexible


Word w _{2 (32/64)}				MR 2
Word w1 (32/64)				
label (16/48)	flags	t = 0	u=2	MR ₀

IPC message structure

- In register messages(short message)
 - Physical register based messages
 - Limited by architecture
 - Virtual message registers
 - Fixed size

struct (label, Word [2] w)

- Flexible





IPC message structure

- Long IPC
 - Triggers massive page faults
 - Rarely used (mainly used by legacy POSIX interface)
 - Hard to do verification
 - Violate minimality!



IPC destination

- Thread ID as destination

- Expose one thread's internal to another
- Unflexible
- IPC endpoint as destination
 - Asynchronous Endpoints
 - Synchronous Endpoints
 - Better management

Object	Object Size
<i>n</i> -bit Untyped	2^n bytes (where $n \ge 4$)
<i>n</i> -slot CNode	16n bytes (where $n \ge 2$)
Synchronous Endpoint	16 bytes
Asynchronous Endpoint	16 bytes
IRQ Control	
IRQ Handler	_

From Thread ID to IPC endpoint

IPC timeout


- Blocking IPC
 - Suffers from DOS attack
- IPC timeout
 - Doesn't help at all
- No timeout at all!
 - A flag to indicate using polling or blocking



Communication Control

- "Chief and clans"

- Provides access control
- Overhead in inter-clan communication
- Capability control
 - Access control based on kernel objects






Hardware resource management


Resource management

- Recursive page mappings
 - Flexible page mapping between threads
 - Map from virtual pages
 - Map from physical frames



Page mapping

- Recursive page mappings
 - Flexible page mapping between threads
 - Map from virtual pages
 - Map from physical frames



Retain the mapping from pages

Map from physical frames

Kernel memory

- Allocate objects directly from free memory
 - Not safe
 - Hidden from userspace
- Allocate objects from untyped objects
 - Untyped objects are well controlled
 - All objects are controlled by capabilities

User-level memory control

Object	Description
TCB	Thread control block
Cnode	Capability storage
Synchronous	Port-like rendezvous object for syn-
Endpoint	chronous IPC
Asynchronous	Port-like object for asynchronous
Endpoint	notification.
Page	Top-level page table for ARM and
Directory	IA-32 virtual memory
Page Table	Leaf page table for ARM and IA-32 virtual memory
Frame	4 KiB, 64 KiB, 1 MiB and 16 MiB
	objects that can be mapped by page
	tables to form virtual memory
Untyped	Power-of-2 region of physical
Memory	memory from which other kernel
	objects can be allocated

Table 3: seL4 kernel objects.

Time (clock source)

- Time multiplexing
 - The key of scheduling
 - Has to be done in kernel
 - Violate minimality!

Unsolved (may be removed from kernel)

Multicore

- Biglock
 - Bad scalability
- Multikernel
 - One kernel one core


Unsolved (concurrency is hard to verify)

Process management

TCB management

- Virtual TCB array

- Indexed by thread id
- Each thread(TCB) has a kernel stack
- Easy to find the stack from TCB
- Large memory overhead
- Large cache footprint



```
32 INLINE word_t * tcb_t:: get_stack_top()
33 {
34 return (word_t*)addr_offset(this, KTCB_SIZE);
35 }
36
```

TCB management

- Virtual TCB array

- Indexed by thread id
- Each thread(TCB) has a kernel stack
- Easy to find the stack from TCB
- Large memory overhead
- Large cache footprint

- 19 /* The stack is the very last page of virtual memory. */
 20 #define PPTR_KERNEL_STACK 0xfffff000
- Single physically-allocated stack
 - Few IPC performance overhead

Abandon Virtual TCB array

Scheduling

- Lazy scheduling

```
tcb_t chooseThread(void) {
  foreach prio ∈ prios
   foreach thread ∈ runQueue[prio]
    if runnable(thread)
      return thread
   else
      schedDequeue(thread)
```

Scheduling

- Lazy scheduling
 - Just put the blocking thread back into runnable queue
 - Performance is bad on real-time systems
- Benno scheduling
 - Every thread on the queue is runnable

```
tcb_t chooseThread(void) {
  foreach prio ∈ prios
    thread = runQueue[prio].head
  if thread != NULL
    return thread
}
```

From lazy scheduling to Benno scheduling

Programmability

Programmability

- Language
 - Assembler
 - Hard to maintain
 - C++
 - No good compiler
 - Can't be verified
- Calling convention
 - Hard to port or verify without good calling convention

Abandon non-standard calling conventions

Abandon assembler and C++

Programmability

- No portability!?
 - L4 was coded to directly talk to hardware
- Portability
 - Glue layer for different architecture

Introduce glue layer for portability

Thanks!