Chapter 4



Computer Organization





- Stored program concept
- General purpose computational device driven by internally stored program
- Data and instructions look same i.e. binary
- Operation being executed determined by HOW we look at the sequence of bits
 - Fetch
 Decode
 View bits as instruction
 Execute

Data might be fetched as a result of execution

Von Neuman Architecture


- CPU
 - ALU
 - Control Unit
- ∠ I/O Buses
- Memory Unit
- Devices






Von Neuman Machine Architecture

CPU = ALU + Cntrl Unit




CPU: ALU Component



- Assumes instruction format: OP code, LHO, RHO
 - Instruction / data fetched & placed in register
 - Instruction / data retrieved by functional unit & executed
 - Results placed back in registers
- Control Unit sequences the operations

CPU: Control Unit Component



- Fetch Unit
- Decode Unit
 - Determine which instruction & signal hardware that implements it
- Execute Unit
 - Hardware for instruction execution (could cause more data fetches)

Fetch – Execute cycle

```
FIGURE 4.5
       The Fetch-Execute Cycle
               PC = <machine start address>;
               IR = memory[PC];
               haltFlag = CLEAR;
               while (haltFlag not SET during execution) {
                                                           Decode(IR)
                   execute(IR);
                   PC = PC + 1;
                   IR = memory[PC];
               };
Fetch
```

OS boot-up...


- How does the system boot up?
 - Bootstrap loader
 - ∠ OS
 - Application

A Bootstrap Loader


The power-up sequence Address of BS Loader load PC, FIXED_LOC

Where FIXED_LOC addresses the bootstrap loader (in ROM).

The bootstrap loader has the form:




Memory Unit



Memory Unit

Memory Unit contains

- Memory
 - Instructions & Data
- MAR (Memory Address Register)
- MDR (Memory Data register)
- CMD (Command Register)
- Get instruction at location pointed to by PC and place in IR




Memory Access

- Read from Memory
 - 🗷 MAR 🗷 MemAddr
 - ∠ CMD ∠ `Read OP' (from IR)
 - Execute


MDR 🗷 Mem[MAR]

- Write to Memory
 - 🗷 MAR 🗷 MemAddr
 - ∠ CMD ∠ 'Write OP' (from IR)
 - Execute


Mem[MAR] 🗷 MDR




Device & Device Controller



Device Controller-Software Relationship




Device Controller Interface




Device Controller

Device controller is a processor and allows 2 parts of the process to proceed concurrently



4

Device Driver Interface



How do interrupts factor in?

```
    ∠ Scenario (1)

   Program:
       while device_flag busy {}
      => Busy wait - consumes CPU cycles
Scenario (2)
   Program:
       while (Flag != write) {
        sleep( X )
      =>If write available while program sleeping - inefficient
```

How do interrupts factor in ? ...

- ∠ Scenario (3)
 - Program:

issues "write"

Driver:

- Suspend program until write is completed,
 - then program is unsuspended

This is Interrupt-driven



- Process is suspended only if driver/controller/device cannot service request
- If a process is suspended, then, when the suspended process' service request can be honored
 - Device interrupts CPU
 - OS takes over
 - OS examines interrupts
 - OS un-suspends the process

Interrupts

- Eliminate busy wait
- Minimizes idle time



Interrupt Handler in OS: disables interrupts

• •

Interrupt processed

:

enables interrupts

What if multiple devices (or 2^{nd} device) sends interrupt while the OS is handling prior interrupt?

If **priority** of 2nd interrupt higher than 1st then 1st interrupt suspended



2nd interrupt handled

Resumption of handling 1st interrupt