Multiplexor

A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output.


The interface of a multiplexor provides means to control which data input value is selected.

If there are K data input signals, then at least log K bits are needed to specify which input signal is to be passed through.

So, in most cases, multiplexors take 2ⁿ data input signals and n control signals.

Consider a 2¹ x 1 multiplexor; it takes two data inputs D0 and D1 and a single select bit S:

DO	D1	S	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1





2 x 1 multiplexor

Computer Organization I

A 4x2 Multiplexor

 $Out = I_0 \cdot \overline{S_1} \cdot \overline{S_0} + I_1 \cdot \overline{S_1} \cdot S_0 + I_2 \cdot S_1 \cdot \overline{S_0} + I_3 \cdot S_1 \cdot S_0$









Computer Organization I

Decoders

A decoder selects a single data output line to set high.

Typically, there are 2ⁿ possible destinations and, therefore, n bits to specify the destination.






Computer Organization I

Demultiplexor


A *demultiplexor* takes a single data input and passes that input through to a single, selectable destination.

Typically, there are 2ⁿ possible destinations and, therefore, n bits to specify the destination.



Computer Organization I

Application of Plexors



CS@VT


Computer Organization I

Bit Shifts

We have seen that efficient bit shifting is important because:

- bit shifts provide a simple way to perform multiplication/division
- bit shifts are often needed when applying masks to a data value


Fixed shifts are easily implemented in hardware:



Computer Organization I

Barrel Shifter

Selectable shifts can be made time-efficient Data In Shift Amt by careful use of 2x1 multiplexors: 0110 This is a 4-bit barrel shifter that supports right logical shifts of a 4-bit operand. The operand can be shifted 0, 1, 2, or 3 positions to the right. It requires two levels of 4 multiplexors each, with a total of 4 gate delays (ignoring inverters). Note how the inputs to the multiplexors are MU arranged...



CS@VT

Computer Organization I