

Software Transactional Memory and Conditional Critical Regions

Word-Based Systems




Introduction: Motivation

- Language Support for Lightweight Transactions (Harris & Fraser)
- Implement a declarative style of concurrency control where programmers indicate desired safety properties
- New syntax implements Hoare's Conditional Critical Region
- Implemented using their STM

CCR – Conditional Critical Region

```
atomic (condition) {  
    statements;  
}
```

Means



1. Wait until Condition is satisfied
2. Execute statements atomically

Pattern

```
public int get() {  
    atomic (items != 0) {  
        items --;  
        return buffer[items];  
    }  
}
```

Example Use




CCR Implementation

- Built on top of Software Transactional Memory
- Uses all traditional STM commands and STMWait

```
boolean done = false;
while (!done) {
    STMStart ();
    try {
        if (condition) {
            statements;
            done = STMCommit ();
        } else {
            STMWait();
        }
    } catch (Throwable t) {
        done = STMCommit ();
        if (done) {
            throw t;
        }
    }
}
```

STM Heap Structure





STM - Simple Transaction


```
boolean done = false;
while (true) {
    STMStart();
    readvalues;
    if(STMValidate()){
        statements;
        done = STMCommit();
        if(done) {
            break;
        }
    }
}
```



Transaction Management


- STMStart()
- STMAbort()
- STMCommit()
- STMValidate()
- STMWait()

STM - Simple Transaction



STM Collisions - Abort

Committing



STM Collisions - Sleep

atomic (condition) {
 statements;
}

```
boolean done = false;  
while (!done) {  
  STMStart ();  
  try {  
    if (condition) {  
      statements;  
      done = STMCommit ();  
    } else {  
      STMWait();  
    }  
  } catch (Throwable t) {  
    done = STMCommit ();  
    if (done) {  
      throw t;  
    }  
  }  
}
```




Abort
and wait


But when do I wake up?

STM Sleep


Committing




STM Stealing - Optimization



STM - HTM Parallels: Data Copies





STM – HTM Parallels: 3 Tier Implementation

HTM

Transaction
Runtime

Snoopy Cache

Shared Memory

STM

Transaction
Descriptors

Ownership
Records

Application Heap



Questions

?????????