Branch Hazards

Consider executing this sequence of instructions in the pipeline:

address		instruction			
36:		sub	\$10, \$4, \$8		
40:		beq	\$1, \$3, L1		
44:		and	\$12, \$2, \$5		
48:		or	\$13,\$12,\$13		
52:		add	\$14, \$4, \$2		
56:		slt	\$15, \$6, \$7		
•••					
72:	L1:	lw	\$4, 50(\$7)		

When beq moves into the ID stage:

- should we fetch the instruction at address 44?
- it may or may not be executed next, depending on whether \$1 == \$3
- we don't know the address of the branch target instruction yet anyway

Branch Hazards

When beg enters the ID stage, we don't even know it is a conditional branch.

And... we won't know if the branch should be taken until beq reaches the end of EX.



Branch Hazards

So... we will have already fetched the next (sequential) instruction.



Stalling for Branch Hazards

Idea: insert stalls until we know if the branch will be taken.

We can't act on that information before beq reaches the MEM stage.



Computer Organization II

Stalling Until Branch Decision

Idea: insert stalls until we know if the branch will be taken.

	cycle	action	beq
	0:	fetch sub	
	1:	fetch beq	IF
	2:	fetch and	ID
	3:	stall	ΕX
That's expensive.	4:	stall	MEM
•	5:	fetch and/lw	

If we <u>don't</u> take the branch, we needlessly delayed the and instruction for 2 cycles.



CS@VT

Computer Organization II

Rollback for Branch Hazards



*QTP: will this be too late?

Computer Organization II

Questions

Could we rearrange the datapath so that the branch decision could be made earlier?

Questions to ponder:

- What about calculating the branch target address? Can that be done in the ID stage?
- What about the register comparison?
 Can that be done in the ID stage?
 What about other kinds of conditional branches (e.g., bgez,)?

Making Branch Decisions Earlier



CS@VT

Computer Organization II

Making Branch Decisions Earlier



Computer Organization II

Stall-on-Branch

Whenever we decode a beq instruction:

- we need to stall the instruction that follows the beq
- we have the ability to turn the instruction in the ID stage into a nop
- but we need to trigger that one cycle after decoding the beq



Computer Organization II

The Big (but not quite final) Picture

Handling Branches 11



CS@VT

Computer Organization II

Data Hazards for Branches

If a comparison register in beq is a destination of 2nd or 3rd preceding R-type instruction

Can resolve using forwarding, without any stalls



Data Hazards for Branches

If a comparison register is a destination of the immediately-preceding type instruction or 2nd preceding load instruction

- Need to stall beq for 1 cycle



Data Hazards for Branches

If a comparison register is a destination of immediately preceding load instruction

Need to stall for 2 cycles



So, the latest version of the datapath will require more modifications:

- these hazards must be detected in by new hardware in the ID stage
- the actual forwarding (substitution) operations also require new hardware in the ID stage
- handling these hazards requires stalling, as with 1w, but...
 - if the writing instruction is one cycle ahead of beq we need 2 stall cycles
 - if the writing instruction is two cycles ahead of ${\tt beq}$ we need 1 stall cycle

These changes are similar to the earlier discussion of forwarding.

Details are left as an exercise.