
Unsimplified Datapath with Forwarding





Computer Organization II


©2005-2020 WD McQuain

CS@VT

Consider the following sequence of instructions:

lw \$t2, 20(\$t1) # writes a value and \$t4, \$t2, \$t5 # reads that value

This hazard cannot be resolved by simple forwarding... why not?




The value lw writes into t2 is not available until lw completes the MEM stage, but and needs that value when it enters the EX stage, which is when lw enters the MEM stage.

QTP: why can this situation not occur if the *writing* instruction is R-type?

A load-use hazard requires delaying the execution of the *using* instruction until the result from the *loading* instruction can be made available to the using instruction.

```
lw $t2, 20($t1)  # loads $t2
and $t4, $t2, $t5  # uses $t2
```




If we can <u>stall</u> the execution of the using instruction for one cycle:

- value to be loaded to \$t2 will be available in the MEM/WB buffer when the using instruction moves from ID to EX
- that value can be forwarded to the using instruction as the using instruction enters the EX stage

When can we detect the existence of a load-use hazard?

When we are decoding the *using* instruction --- if we remember right information about the preceding instruction.


What do we need to remember?



Why do we not need to consider this question?

Load-Use Hazard Detection

Pipeline Stalls 5



Force all control values in ID/EX register to 0

"If it isn't written down, it didn't happen."


- when using reaches ID stage
- EX, MEM and WB do a nop

RegDst Branch MemRead Control MemWrite ALUOp ALUSrc RegWrite IE/ID

Prevent update of PC and IF/ID registers

- using instruction is decoded again
- instruction after the using instruction will be fetched again
- 1-cycle stall allows MEM to read data for lw
 - can subsequently forward data to *using* instruction in EX stage


Trace



When and reaches the ID stage, the hazard involving \$2 is detected.

All the control signals from the ID stage are set to 0 and the PC and IF/ID interstage buffer are prevented from updating.

Resetting the control signals and locking PC and IF/ID cause:



Because IF/ID is not updated, the and instruction is processed through ID again.


Because PC is not updated, the or instruction is fetched again in the IF stage.

And:

- EX operates as usual (with all relevant signals 0)
- EX sends only 0 control signals to MEM for the next cycle

 l_W reaches the MEM stage and reads the value to be written to \$2. That value goes into MEM/WB.

Trace




The control signals for and (set in ID in the previous cycle) reach EX. The value for \$2 in MEM/WB is forwarded to the ALU in EX.


And:

- MEM operates as usual (with all relevant signals 0)
- MEM sends only 0 control signals to WB for the next cycle

Instructions preceding and proceed normally...

On the following cycles:






... and so on...

The execution time has increased by one clock cycle.

Simplified Datapath with Hazard Detection




CS@VT

Computer Organization II

©2005-2020 WD McQuain

Stall Details




CS@VT

Computer Organization II

©2005-2020 WD McQuain

Unsimplified Datapath with Hazard Detection

Pipeline Stalls 13



CS@VT

Computer Organization II

©2005-2020 WD McQuain