


This design has:

- the correct logic for synchronizing control signals and instructions
- no forwarding logic
- no hazard detection.

Consider this sequence:

```
sub  $2, $1, $3    # value for $2 known end of EX stage;
                  # stored in $2 in WB stage
and  $12, $2, $5    # enters ID stage when sub enters EX;
                  # and needs $s2 when enters EX stage;
                  # sub is in MEM stage by then;
                  # $2 has not been written yet
```



Tick 0: sub

Tick 1: and

sub

Tick 2:

and

sub

Tick 3:

and

sub


**Data hazard?**

So this sequence leads to a data hazard involving \$2:

sub **\$2**, \$1, \$3

and \$12, **\$2**, \$5

Can we resolve the hazard simply by forwarding?



Tick 0: sub

Tick 1: and

Tick 2: and

Tick 3: sub

**Yes!**

**But we must deliver the computed value at the right time; the next tick.**

**And, that value will be sitting in the EX/MEM interstage buffer.**

On the one hand, this is obvious. The first instruction writes a value into a register that is subsequently used as input by the second instruction:

```
sub  $2, $1, $3  
and  $12, $2, $5
```

We must know the register numbers for both instructions in order to detect the hazard.


More precisely, we must know `rd` for the first instruction and both `rs` and `rt` for the second instruction.

So, we must save those register numbers, via the interstage buffers.


Some notation will help us speak precisely about what's going on:

B.RegisterRX = register number for RX sitting in interstage pipeline buffer B

Passing the register numbers:



Passing the register numbers:



**1:** rd for instruction currently in EX stage

**2:** rd for instruction currently in MEM stage

**3:** rd for instruction currently in WB stage

They may all be different!

Now, for this sequence of instructions:

```
sub    $2, $1, $3  
and    $12, $2, $5
```

So, we detect the hazard because we see that:

$$\text{EX/MEM.RegisterRd} == \text{ID/EX.RegisterRs}$$

Hence, we must forward the ALU output value from the EX/MEM interstage buffer to the `rs` input to the ALU.


Apparently, we'll need to:

- pass (at least some) register numbers forward via the interstage buffers
- add a logic unit to compare those register numbers to detect hazards
- add data connections to support transferring data values being forwarded
- add some more selection logic (multiplexors)

Now, consider this sequence:

```

sub  $2, $1, $3    # value for $2 known in EX stage
and  $12, $2, $5    # enters ID stage when sub enters EX
or   $13, $6, $2    # enters ID stage when sub enters MEM;
                    # $2 has not been written yet
    
```



Tick 0: sub

Tick 1: and                      sub

Tick 2: or                      and                      sub

Tick 3:                      or                      and                      sub


Tick 4:                      or                      and                      sub

**Data hazard?**



Again, we have a data hazard:

```
sub  $2, $1, $3    # value for $2 known in EX stage
and  $12, $2, $5    # enters ID stage when sub enters EX
or   $13, $6, $2    # enters ID stage when sub enters MEM;
```



Tick 0:	sub				
Tick 1:	and	sub			
Tick 2:	or	and	sub		
Tick 3:		or	and	sub	
Tick 4:			or	and	sub

**Yes!**

**Now, we must deliver the computed value after a delay of one tick, from MEM/WB.**

Again, we have a data hazard:

```
sub  $2, $1, $3
and  $12, $2, $5
or   $13, $6, $2
```

So, we detect the hazard because we see that:

$$\text{MEM/WB.RegisterRd} == \text{ID/EX.RegisterRt}$$

Hence, we must forward the ALU output value from the MEM/WB interstage buffer to the  $rt^*$  input to the ALU.


So... detecting data hazards is a multi-stage affair.

**\* QTP: why does this one go to the  $rt$  input?**

Now, consider this sequence:

```
sub  $2, $1, $3    # value for $2 known in EX stage;
and  $12, $2, $5    # enters ID stage when sub enters EX;
or   $13, $6, $2    # enters ID stage when sub enters MEM;

add  $14, $2, $2    # enters ID stage when sub enters WB;
                        # $2 has not been written yet, but. . .
```




Tick 0:	sub				
Tick 1:	and	sub			
Tick 2:	or	and	sub		
Tick 3:	add	or	and	sub	
Tick 4:		add	or	and	sub

**Data hazard?**

Now, there's almost a hazard... but not quite...

```

sub  $2, $1, $3    # value for $2 known in EX stage;
and  $12, $2, $5    # enters ID stage when sub enters EX;
or   $13, $6, $2    # enters ID stage when sub enters MEM;
add  $14, $2, $2    # enters ID stage when sub enters WB;
    
```



Tick 0:	sub					
Tick 1:	and	sub				
Tick 2:	or	and	sub			
Tick 3:	add	or	and	sub		
Tick 4:		add	or	and	sub	
Tick 5:			add	or	and	sub


**Now, we deliver the computed value to the register file in the first half of tick 4, and it's not read until the second half of that tick!**

Now, consider this sequence:

```

sub  $2, $1, $3    # value for $2 known in EX stage;
and  $12, $2, $5    # enters ID stage when sub enters EX;
or   $13, $6, $2    # enters ID stage when sub enters MEM;
add  $14, $2, $2    # enters ID stage when sub enters WB

sw   $15, 100($2)   # enters ID stage after sub is done
    
```



Tick 0:	sub				
Tick 1:	and	sub			
Tick 2:	or	and	sub		
Tick 3:	add	or	and	sub	
Tick 4:	sw	add	or	and	sub
Tick 5:		sw	add	or	and

**Data hazard?**

Here's what we (seem to) know so far:

ALU-related data hazards occur when

EX/MEM.RegisterRd = ID/EX.RegisterRs  
EX/MEM.RegisterRd = ID/EX.RegisterRt

Fwd from  
EX/MEM  
pipeline reg

MEM/WB.RegisterRd = ID/EX.RegisterRs  
MEM/WB.RegisterRd = ID/EX.RegisterRt

Fwd from  
MEM/WB  
pipeline reg

However, we have overlooked (at least) one thing...

We don't need to forward unless the forwarding (earlier) instruction does actually write a value to a register:

EX/MEM.RegWrite == 1

MEM/WB.RegWrite == 1

And we only forward if Rd for that instruction is not `$zero`:

EX/MEM.RegisterRd != 0


MEM/WB.RegisterRd != 0

Value from register fetch in ID stage


Value from WB stage

Value from ALU execution

Forwarding unit selects among three candidates for the register operands.








# Forwarding Paths

Pipeline Forwarding 18



If ( EX/MEM.RegWrite            and  
       EX/MEM.RegisterRd != 0 and  
       EX/MEM.RegisterRd == ID/EX.RegisterRs )



then

ForwardA = 10

If ( EX/MEM.RegWrite            and  
       EX/MEM.RegisterRd != 0 and  
       EX/MEM.RegisterRd == ID/EX.RegisterRt )

then

ForwardB = 10



**QTP: could BOTH occur with respect to the same instruction?**

Forwarding  
unit

If ( MEM/WB.RegWrite                      and  
       MEM/WB.RegisterRd != 0   and  
       MEM/WB.RegisterRd == ID/EX.RegisterRs )



then

ForwardA = 01

If ( MEM/WB.RegWrite                      and  
       MEM/WB.RegisterRd != 0   and  
       MEM/WB.RegisterRd == ID/EX.RegisterRt )

then

ForwardB = 01



Forwarding  
unit

**QTP: could BOTH an EX hazard and a MEM hazard occur with respect to the same instruction?**


Consider the sequence:

add **\$1**, \$1, \$2

sub **\$1**, **\$1**, \$3

or \$1, **\$1**, \$4

Both hazards occur... which value do we want to forward?



Tick 2: or  
Tick 3: ...

sub add  
or sub add

Consider the sequence:

add **\$1**, \$1, \$2

add **\$1**, **\$1**, \$3

add \$1, **\$1**, \$4



Revise MEM hazard condition:

- Only forward if EX hazard condition is not true

If ( MEM/WB.RegWrite and  
 MEM/WB.RegisterRd != 0 and  
 not ( EX/MEM.RegWrite and  
 EX/MEM.RegisterRd != 0 and  
 EX/MEM.RegisterRd == ID/EX.RegisterRs ) and  
 MEM/WB.RegisterRd == ID/EX.RegisterRs )



then

ForwardA = 01

If ( MEM/WB.RegWrite and  
 MEM/WB.RegisterRd != 0 and  
 not ( EX/MEM.RegWrite and  
 EX/MEM.RegisterRd != 0 and  
 EX/MEM.RegisterRd == ID/EX.RegisterRt ) and  
 MEM/WB.RegisterRd == ID/EX.RegisterRt )

then

ForwardB = 01



Forwarding  
unit

If ( ( MEM/WB.RegWrite and  
MEM/WB.RegisterRd != 0 )

and

not ( EX/MEM.RegWrite and  
EX/MEM.RegisterRd != 0 and  
EX/MEM.RegisterRd == ID/EX.RegisterRs )

and

MEM/WB.RegisterRd == ID/EX.RegisterRs )

then

ForwardA = 01

Instruction leaving MEM  
stage DOES write a  
value


Instruction leaving EX  
stage DOES NOT write a  
value

OR

it doesn't write to Rs  
register of instruction  
leaving ID stage

Instruction leaving MEM  
stage DOES write a  
value to the Rs register  
of instruction leaving ID  
stage





Yes:

add  
sub  
and  
or  
slt  
sw

No:

lw  
beq  
j

This design has:

- logic for synchronizing control signals and instructions
- forwarding logic
- no hazard detection.

