
## **Pipelined Control Overview**

## Pipeline Forwarding 1



• no hazard detection.

## **Computer Organization II**

#### ©2005-2020 WD McQuain


#### CS@VT

## Consider this sequence:



- sub \$2, \$1, \$3 # value for \$2 known end of EX stage; # stored in \$2 in WB stage
  - # enters ID stage when sub enters EX; # and needs \$s2 when enters EX stage; # sub is in MEM stage by then; # \$2 has not been written yet

sub



sub

and

Tick 0: sub

Tick 1:andsubTick 2:and

Tick 3:

CS@VT


**Computer Organization II** 

Data hazard?

So this sequence leads to a data hazard involving \$2:

sub \$2, \$1, \$3
and \$12, \$2, \$5

Can we resolve the hazard simply by forwarding?



## Yes!

But we must deliver the computed value at the right time; the <u>next</u> tick. And, that value will be sitting in the EX/MEM interstage buffer.

CS@VT

**Computer Organization II** 

On the one hand, this is obvious. The first instruction writes a value into a register that is subsequently used as input by the second instruction:

sub **\$2**, \$1, \$3 and \$12, **\$2**, \$5

We must know the register numbers for both instructions in order to detect the hazard.


More precisely, we must know rd for the first instruction and both rs and rt for the second instruction.

So, we must save those register numbers, via the interstage buffers.

Some notation will help us speak precisely about what's going on:

B.RegisterRX = register number for RX sitting in interstage pipeline buffer B


# A Glance Ahead



**Computer Organization II** 

# A Glance Ahead

## Passing the register numbers:



- **1**: rd for instruction currently in EX stage
- **2**: rd for instruction currently in MEM stage
- **3**: rd for instruction currently in WB stage

They may all be different!

## Detecting the Hazard

Now, for this sequence of instructions:

sub \$2, \$1, \$3
and \$12, \$2, \$5

So, we detect the hazard because we see that:


EX/MEM.RegisterRd == ID/EX.RegisterRs

Hence, we must forward the ALU output value from the EX/MEM interstage buffer to the rs input to the ALU.

Apparently, we'll need to:

- pass (at least some) register numbers forward via the interstage buffers
- add a logic unit to compare those register numbers to detect hazards
- add data connections to support transferring data values being forwarded
- add some more selection logic (multiplexors)

## Now, consider this sequence:




Data hazard?

**Computer Organization II** 

## Again, we have a data hazard:

sub \$2, \$1, \$3 # value for \$2 known in EX stage
and \$12, \$2, \$5 # enters ID stage when sub enters EX
or \$13, \$6, \$2 # enters ID stage when sub enters MEM;



## Yes!

Now, we must deliver the computed value after a <u>delay</u> of one tick, from MEM/WB.

**Computer Organization II** 

# Detecting the Hazard

Again, we have a data hazard:

sub	\$2,	\$1 <b>,</b>	\$3
and	\$12 <b>,</b>	\$2,	\$5
or	\$13,	\$6,	\$2


So, we detect the hazard because we see that:

```
MEM/WB.RegisterRd == ID/EX.RegisterRt
```

Hence, we must forward the ALU output value from the MEM/WB interstage buffer to the rt\* input to the ALU.


So... detecting data hazards is a multi-stage affair.

\* QTP: why does this one go to the rt input?




**Computer Organization II** 

Now, there's almost a hazard... but not quite...



Computer Organization II

## Now, consider this sequence:



CS@VT


**Computer Organization II** 

# Detecting the Need to Forward


Here's what we (seem to) know so far:

ALU-related data hazards occur when

EX/MEM.RegisterRd = ID/EX.RegisterRs EX/MEM.RegisterRd = ID/EX.RegisterRt



MEM/WB.RegisterRd = ID/EX.RegisterRs MEM/WB.RegisterRd = ID/EX.RegisterRt



However, we have overlooked (at least) one thing...

# Detecting the Need to Forward


We don't need to forward unless the forwarding (earlier) instruction does actually write a value to a register:

EX/MEM.RegWrite == 1 MEM/WB.RegWrite == 1

And we only forward if Rd for that instruction is not \$zero:

EX/MEM.RegisterRd != 0 MEM/WB.RegisterRd != 0


# Datapath Change: ALU Operand Selection Pipeline Forwarding 16



CS@VT

**Computer Organization II** 

# Datapath Change: ALU Operand Selection Pipeline Forwarding 17




## CS@VT

## **Computer Organization II**

# **Forwarding Paths**

## Pipeline Forwarding 18



# Conditions for EX Hazard


If (EX/MEM.RegWrite and EX/MEM.RegisterRd != 0 and EX/MEM.RegisterRd == ID/EX.RegisterRs ) then


```
ForwardA = 10
```


If (EX/MEM.RegWrite and EX/MEM.RegisterRd != 0 and EX/MEM.RegisterRd == ID/EX.RegisterRt )

```
then
```

```
ForwardB = 10
```








QTP: could BOTH occur with respect to the same instruction?

Pipeline Forwarding 19



## CS@VT


**Computer Organization II** 

## Conditions for MEM Hazard If (MEM/WB.RegWrite and ID/EX.ReadData1 MEM/WB.WriteData MEM/WB.RegisterRd != 0 and **EX/MEM.ALUResul** MEM/WB.RegisterRd == ID/EX.RegisterRs ) then ForwardA = 01If (MEM/WB.RegWrite and ID/EX.ReadData2 MEM/WB.RegisterRd != 0 and MEM/WB.WriteData MEM/WB.RegisterRd == ID/EX.RegisterRt ) **EX/MEM.ALUResul** then ForwardB = 01QTP: could BOTH an EX hazard and a Forwarding MEM hazard occur with respect unit to the same instruction?

## Computer Organization II


CS@VT

# Double Data Hazard



# Double Data Hazard

Consider the sequence:




**Revise MEM hazard condition:** 


Only forward if EX hazard condition is <u>not</u> true


**Computer Organization II** 

# **Revised Conditions for MEM Hazard**

```
If (MEM/WB.RegWrite and
MEM/WB.RegisterRd != 0 and
not (EX/MEM.RegWrite and
EX/MEM.RegisterRd != 0 and
EX/MEM.RegisterRd == ID/EX.RegisterRs ) and
MEM/WB.RegisterRd == ID/EX.RegisterRs )
```







## then

```
ForwardA = 01
```

```
If (MEM/WB.RegWrite and
```

MEM/WB.RegisterRd != 0 and

not (EX/MEM.RegWrite and

EX/MEM.RegisterRd != 0 and

EX/MEM.RegisterRd == ID/EX.RegisterRt ) and

MEM/WB.RegisterRd == ID/EX.RegisterRt )

### then

```
ForwardB = 01
```

©2005-2020 WD McQuain

CS@VT

# MEM Hazard Breakdown

If ((MEM/WB.RegWrite and MEM/WB.RegisterRd != 0)

and

not ( EX/MEM.RegWrite and EX/MEM.RegisterRd != 0 and EX/MEM.RegisterRd == ID/EX.RegisterRs )

and

MEM/WB.RegisterRd == ID/EX.RegisterRs)

### then

ForwardA = 01


Instruction leaving MEM stage DOES write a value

Instruction leaving EX stage DOES NOT write a value OR it doesn't write to Rs register of instruction leaving ID stage

Instruction leaving MEM stage DOES write a value to the Rs register of instruction leaving ID stage

CS@VT


## Simplified Datapath with Forwarding



## **Computer Organization II**

# Unsimplified Datapath with Forwarding

## Pipeline Forwarding 26



## **Computer Organization II**

#### ©2005-2020 WD McQuain

#### CS@VT