



Consider executing:

```
add $t2, $t1, $t0    # needs MemWrite = 0
sub $t3, $t1, $t0    # needs MemWrite = 0
or  $t4, $t1, $t0    # needs MemWrite = 0
sw  $t2, 0($t0)       # needs MemWrite = 1
```





What happens during cycle 4? Among other things...

- `sw` reaches the ID stage, and Control sets `MemWrite` to 1
- so, a memory write will occur while `sub` is in the MEM stage
- and that's bad news...




What needs to happen instead?

- the value of MemWrite that goes with *sw*...
- ... needs to travel forward, stage to stage as *sw* does




What needs to happen instead?

- the value of MemWrite that goes with  $sw...$
- ... needs to travel forward, stage to stage as  $sw$  does



So how do we make this happen?

Put storage buffers between adjacent stages:




Control writes/reads on these buffers with the clock signal.

Read values entering a stage from the “inbound” buffer.

Write values exiting a stage to the “outbound” buffer.

So no signal (or data value) arrives before its time...



We have an idea: put buffers between adjacent stages and use those buffers to synchronize the operation of the pipeline stages


Are we sure we are handling all control signals properly... for every instruction?

Are there any values, other than control signals that must be passed through the interstage buffers?

Signals and values:

- may move forward (from lower-numbered to higher-numbered stages)
- can they ever move backward?
- should they ever bypass the interstage buffers?

We will pick a particular instruction and consider its execution in detail...









# EX Stage for LW


Synchronizing 10






The RegWrite signal is the one that goes with the load instruction (because it was sent forward through the interstage buffers).

Write register port is now seeing the register number for the load instruction.



For load instructions, value from data memory is selected and passed back to register file.

Here's our revised configuration including the buffers:




Would considering the execution of a different instruction yield new insights?

We will consider a similar instruction next: SW

Now, the IF stage is the same for all instructions, so we'll ignore it.

Almost the same as for LW...




Read register #2 is passed forward to EX/MEM buffer, for use in later stage... for SW this will be needed.

Almost the same as for LW...


ALU result taken from EX/MEM buffer and passed to Address port of data memory.

Read register #2 contents taken from EX/MEM buffer and passed to Write data port of data memory.





Not relevant for SW ...



For SW instructions, no value will be written to the register file... doesn't really matter which value we send back...

Can you repeat this analysis for other sorts of instructions, identifying in each stage what's relevant and what's not?

How much storage space does each interstage buffer need? Why?

Could adding interstage buffers affect the clock cycle? Why?

Here's our preliminary configuration for the buffers:

