Introduction

We will examine a simplified MIPS implementation first, and then produce a more realistic pipelined version.

A simple, representative subset of machine instructions, shows most aspects:

- Memory reference: 1w, sw
- Arithmetic/logical: add, sub, and, or, slt
- Transfer of control: beq, j



Instruction Execution

- I $PC \rightarrow$ instruction memory, fetch instruction
- II Register numbers \rightarrow register file, read registers to get operand(s)
- III Depending on instruction class
 - May use ALU to calculate needed value
 - R-type: need result of specified operation
 - Load/store: need memory address to be read from/written to
 - Branch: need to compare registers AND need the branch target address
 - May access data memory
 - Load/store: access data memory to read/write value
 - Set address for next instruction fetch: PC ← branch target OR PC + 4 OR jump target

Executing Instruction Fetch

Here's what we need for sequential fetches (no beq or j):



Executing R-Format Instructions

Read two operands from register file

GPR[rd] = GPR[rs] funct GPR[rt]

Use ALU to perform the arithmetic/logical operation

Write the result to a register



Executing R-Format Instructions



Executing Load Instructions

Datapath Design 6

Read register operand

GPR[rt] = Mem[GPR[rs] + imm]

Calculate the address to be read using register operand and 16-bit offset from instruction

- Use ALU, but sign-extend offset



Executing Load Instructions



GPR[rt] = Mem[GPR[rs] + imm]



Computer Organization II

Executing Load Instructions

Datapath Design 8



Executing Store Instructions



CS@VT

Computer Organization II

In order to produce a complete datapath design, we must identify and deal with any conflicts.

First, consider the specification of the register numbers supplied to the register file.

They come from the current instruction, but using which bits?

	Read reg 1	Read reg 2	Write reg
R-type	25:21	20:16	15:11
load	25:21	not used	20:16
store	25:21	20:16 not us	
	OK	OK	Conflict

We have a conflict regarding the write register.

To resolve the conflict, we must be able to select one set of bits for R-type instructions and a different set of bits for the load instructions... how do we make a selection in hardware?

Unifying the Designs

We also have a conflicts regarding the source of the write data and the source of the right (lower) operand to the ALU:

	Write data source	Right operand source
R-type	ALU output	register file
load	Data memory	sign-extend
store	not used	sign-extend
	Conflict	Conflict

To resolve these conflicts, we must be able to:

- send the ALU output to the register file for R-type instructions, but send the data read from the memory unit to the register file for load instructions
- send the data read from the register file to the ALU for R-type instructions, but send the output from the sign-extender to the ALU for load and store instructions

Unified R-type/Load/Store Datapath



Computer Organization II

We've identified quite a few necessary control signals in our design.

Which ones are two-valued? Do any require more than two values?

How should they be set?

The datapath cannot operate correctly unless every control signal is managed properly.

Two things to remember:

- Every line always carries a value. We may not know (or care) what it is in some cases. But there is always a value there.
- It doesn't matter what value a line carries if that value is never stored or used to make a decision. (Hence, we will find that we have *don't-care conditions*.)

R-type and load instructions require writing a value into a register, but the store instruction does not.

Writing a value modifies the state of the system, so it is not a don't-care.

So, we must manage the RegWrite signal accordingly:

	RegWrite
R-type	1
load	1
store	0

Value at Write data is written to the Write register iff RegWrite is 1.



Data Memory Control

MemRead

- must be 1 for load instructions, since they copy a value from memory to a register
- might be a don't-care for R-type and store instructions... why? If not, should be 0.

MemWrite

- must be 1 for store instructions, since they copy a value from a register to memory_{MemWrite}
- must be 0 for R-type and load instructions; otherwise they could modify a memory value that should nd MemBead MemWrite

IIICII	lory value in	at should he		MemRead	MemWrite
$\xrightarrow{32}$	Address		R-type	?	0
	Read data	→	load	1	0
\ 32	Write		store	?	1
_ <u>_</u>	data Data memory MemRead				

Multiplexor Control



CS@VT

Computer Organization II

ALU Control

There are a lot of control signals, even in our simple datapath.

At this point, almost all of them are single-bit signals (i.e., they make a choice between two alternate actions).

The ALU control needs to be different because there are more than two choices for what it will actually do:

	ALU
R-type	
add	add
sub	subtract
and	and
or	or
slt	slt
load	add
store	add

So, the ALU will require a multi-bit control signal... why? How many bits?

CS@VT

ALU Control

This suggests separating the control logic into two modules:

- a master control module that determines the type of instruction being executed and sets the non-ALU control signals
- a secondary control module that manages the interface of the ALU itself

The master module will send :

- a specific selector pattern for the ALU if the instruction is not R-type; e.g., it sends the ADD selector pattern for 1w and sw instructions
- a flag telling the secondary module to analyze the funct bits if the instruction is R-type

We'll fill in the details of the two modules later, but for now we do know what each must do, at a high level.

Unified Datapath Design with Control



Computer Organization II

©2005-2020 WD McQuain

Datapath Design 19

Executing Branch Instructions

Datapath Design 20

Read two operands from the register file

if GPR[rs] == GPR[rt] then
 PC = PC + 4 + (imm << 2)</pre>

Use the ALU to compare the operands: subtract and check Zero signal



Computer Organization II

Executing Branch Instructions

Datapath Design 21

if GPR[rs] == GPR[rt] then

PC = PC + 4 + (imm << 2)

Calculate the branch target address:

- Sign-extend displacement (immediate from instruction)
- Shift left 2 places (MIPS uses word displacement why?)
- Add to PC + 4 (already calculated PC + 4 during the instruction fetch)

Send computed branch target address to the PC (if taken)



Computer Organization II

Examine the display below of a short MIPS assembly program, and the addresses at which the instructions will be loaded into memory when the program is executed:

	address	assembly source code			
			.text		
	0x00400000	main:	addi	\$s0, \$zero, 10	
	0x00400004		addi	\$s1, \$zero, 20	
	0x00400008		j	check	
If taken, a conditional branch causes the PC to be set to the address of the	0x0040000C 0x00400010 0x00400014 0x00400018 0x0040001C	repeat: check:	sub sra beq add bne	<pre>\$s3, \$s1, \$s0 \$s3, \$s3, 1 \$s3, \$zero, exit \$s0, \$s0, \$s3 \$s0, \$s1, repeat</pre>	
that's the target of the branch:	0x00400020 0x00400024	exit:	li sysca	\$v0, 10 all	

Computer Organization II

address	assem	bly so	urce co	ode		
		.text				
0x00400000	main:	addi	\$s0,	\$zero,	, 10	
0x00400004		addi	\$s1,	\$zero,	, 20	
0x00400008		j	\$che	ck		
0x0040000C	repeat:	sub	\$s3,	\$s1, \$	\$s0	
0x00400010	-	sra	\$s3,	\$s3, 1	L	
0x00400014		beq	\$s3,	\$zero,	, exit	
0x00400018		add	\$s0,	\$s0, \$	\$s3	
0x0040001C	check:	bne	\$s0,	\$s1, 1	repeat	
0x00400020	exit:	li	\$v0,	10		
0x00400024		sysc	all			

First of all, note that all the addresses are multiples of 4*.

Therefore, the "distance" between two instructions is always a multiple of 4.

***QTP:** why isn't this surprising?

Computer Organization II

The immediate we store for a beq instruction is determined by the "distance" from the beq instruction to the instruction that is the target of the branch.

address	assembly source code					
• • •						
0x0040000C	repeat:	sub	\$s3,	\$s1,	\$s0	
0x0040001C	check:	bne	\$s0,	\$s1,	repeat	
0x00400020	exit:	li	\$v0,	10		
		1				

However, while bne is being fetched:

- we have already computed PC + 4
- which is the address of the next instruction in memory
- so we need to compute the distance relative to the next instruction

And note that this computation is done by the assembler when it creates the machine code representation of the instruction, not at runtime.

	address	assembly source code						
	0x0040000C •••	repeat:	sub	\$s3,	\$s1,	\$s0		
	0x0040001C	check:	bne	\$s0,	\$s1,	repeat		
L	0x00400020	exit:	li	\$v0,	10			
	•••							

Here, that "distance" is 0x0C - 0x20 = -0x14.

In 16-bit 2's complement, 0x14 represented as: 0000000 00010100

If the "distance" always ends in 00, there's no reason to store that 00 in the instruction...

Do we gain anything if we don't store those two 0's in the instruction?

address	assembly source code					
 0x0040000C	repeat:	sub	\$s3,	\$s1,	\$s0	
 0x0040001C 0x00400020	check: exit:	bne li	\$s0, \$v0,	\$s1, 10	repeat	
•••						

Yes. We can store a 16-bit "distance" in the instruction, but effectively use an 18bit "distance" at runtime.

That means that a conditional branch can "branch" farther... which is a gain.

16-bit 2's complement range: -2^{15} to 2^{15} -118-bit 2's complement range: -2^{17} to 2^{17} -1





The immediate in the beq instruction is: 11111111111111111

That's -5. If we shift that left by 2 bits (multiply by 4), we get -20 (0x14).

If we add -0x14 to the address 0x00400020, we get 0x0040000C, which is the target address we need.

Executing Branch Instructions



Executing Jump Instructions

- Calculate the jump target address: PC = (PC+4)[31:28] | (IR[25:0] << 2)
 - Shift left 2 places (just as with branch target address calculation)
 - Concatenate with PC + 4[31:28] (already calculated PC + 4 during the instruction fetch)

Send computed jump target address to the PC



Computer Organization II

Aside: Jump Target Address

The calculation of the jump target address is similar to the calculation of the branch target address (beq).



Executing Jump Instructions



Computer Organization II

Unified Datapath



Computer Organization II

Summary

The unified datapath that we have designed:

- illustrates many of the logical issues that must be solved in designing any datapath
- can be extended to support additional instructions (easily for some, less so for others)
- is fundamentally unsatisfactory in that it requires a single clock cycle be long enough for every path within the datapath to stabilize before the next instruction is fetched

We may explore the second issue in exercises.

The third issue can only be dealt with by transforming the design to incorporate a pipeline.