Goal: to become literate in most common concepts and terminology of digital electronics

Important concepts:

- use abstraction and composition to implement complicated functionality with very simple digital electronics
- keep things as simple, regular, and small as possible

Things we will not explore:

- physics
- chip fabrication
- layout
- tools for chip specification and design


## Motivation

Consider the external view of addition:


What kind of circuitry would go into the "black box" adder to produce the correct results?

How would it be designed? What modular components might be used?

## Basic Logic Gates

Fundamental building blocks of circuits; mirror the standard logical operations:

## NOT gate



| A | Out |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

AND gate


| $A$ | $B$ | Out |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

OR gate


| $A$ | $B$ | Out |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Note the outputs of the AND and OR gates are commutative with respect to the inputs.

Multi-way versions of the AND and OR gates are commonly assumed in design.

## Additional Common Logic Gates

## XOR gate



| $A$ | $B$ | Out |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

XNOR gate $\quad$| $A$ | $B$ | Out |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Computer Organization II

## Combinational and Sequential Circuits

A combinational circuit is one with no "memory". That is, its output depends only upon the current state of its inputs, and not at all on the current state of the circuit itself.

A sequential circuit is one whose output depends not only upon the current state of its inputs, but also on the current state of the circuit itself.

For now, we will consider only combinational circuits.

Given a simple Boolean function, it is relatively easy to design a circuit composed of the basic logic gates to implement the function:

$$
z: \quad \mathrm{x} \cdot \overline{\mathrm{y}}+\bar{x} \cdot y
$$



This circuit implements the exclusive or (XOR) function, often represented as a single logic gate:


A Boolean expression is said to be in sum-of-products form if it is expressed as a sum of terms, each of which is a product of variables and/or their complements:

$$
a \cdot b+\bar{a} \cdot \bar{b}
$$

It's relatively easy to see that every Boolean expression can be written in this form.

Why?
The summands in the sum-of-products form are called minterms.

- each minterm contains each of the variables, or its complement, exactly once
- each minterm is unique, and therefore so is the representation (aside from order)


## Sum-of-Products Form

Given a truth table for a Boolean function, construction of the sum-of-products representation is trivial:

- for each row in which the function value is 1 , form a product term involving all the variables, taking the variable if its value is 1 and the complement if the variable's value is 0
- take the sum of all such product terms

| x | y | z | F |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 1 | $F=x \cdot y \cdot z+x \cdot y \cdot z+x \cdot y \cdot z+x \cdot y \cdot z$ |
| 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 0 |  |
| 1 | 1 | 1 | 1 |  |

$$
\begin{aligned}
F(x, y, z) & =\bar{x} \cdot y \cdot z+x \cdot \bar{y} \cdot z+x \cdot y \cdot \bar{z}+x \cdot y \cdot z \\
& =\bar{x} \cdot y \cdot z+x \cdot \bar{y} \cdot z+x \cdot y \cdot \bar{z}+x \cdot y \cdot z+x \cdot y \cdot z+x \cdot y \cdot z \\
& =(\bar{x} \cdot y \cdot z+x \cdot y \cdot z)+(x \cdot \bar{y} \cdot z+x \cdot y \cdot z)+(x \cdot y \cdot \bar{z}+x \cdot y \cdot z) \\
& =(\bar{x}+x) \cdot y \cdot z+(\bar{y}+y) \cdot x \cdot z+(\bar{z}+z) \cdot x \cdot y \\
& =1 \cdot y \cdot z+1 \cdot x \cdot z+1 \cdot x \cdot y \\
& =x \cdot y+x \cdot z+y \cdot z \\
& =G(x, y, z)
\end{aligned}
$$

Given
Idempotence, twice
Commutativity, Associativity
Commutativity, Distributivity
Boundedness
Boundedness, Commutativity

## Efficiency of Expression

While the sum-of-products form is arguably natural, it is not necessarily the simplest way form, either in:

- number of gates (space)
- depth of circuit (time)

$$
\begin{aligned}
F(x, y, z) & =\bar{x} \cdot y \cdot z+x \cdot \bar{y} \cdot z \\
& +x \cdot y \cdot \bar{z}+x \cdot y \cdot z
\end{aligned}
$$


$G(x, y, z)=x \cdot y+y \cdot z+x \cdot z$

## 1-bit Half Adder

Let's make a 1-bit adder (half adder)... we can think of it as a Boolean function with two inputs and the following

| A | B | Sum |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Here's the resulting circuit.
It's equivalent to the XOR circuit seen earlier.

But... in the final row of the truth table above, we've ignored the fact that there's a carry-out bit.


## Dealing with the Carry

The carry-out value from the 1-bit sum can also be expressed via a truth table. However, the result won't be terribly useful unless we also take into account a carry-in.

| $A$ | $B$ | $C_{\text {in }}$ | Sum | $C_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

The resulting sum-of-products expressions are:

$$
\begin{aligned}
\text { Sum } & =\bar{A} \cdot \bar{B} \cdot C_{i n}+\bar{A} \cdot B \cdot \overline{C_{i n}}+A \cdot \bar{B} \cdot \overline{C_{i n}}+A \cdot B \cdot C_{i n} \\
C_{\text {out }} & =\bar{A} \cdot B \cdot C_{i n}+A \cdot \bar{B} \cdot C_{i n}+A \cdot B \cdot \overline{C_{i n}}+A \cdot B \cdot C_{i n} \\
& =\bar{A} \cdot B \cdot C_{i n}+A \cdot \bar{B} \cdot C_{i n}+A \cdot B \cdot\left(\overline{C_{i n}}+C_{i n}\right) \\
& =\bar{A} \cdot B \cdot C_{i n}+A \cdot \bar{B} \cdot C_{i n}+A \cdot B \\
& =A \cdot C_{i n}+B \cdot C_{i n}+A \cdot B
\end{aligned}
$$

The expressions for the sum and carry lead to the following unified



$$
\begin{aligned}
\text { Sum }= & \bar{A} \cdot \bar{B} \cdot C_{i n}+\bar{A} \cdot B \cdot \overline{C_{i n}} \\
& +A \cdot \bar{B} \cdot \overline{C_{i n}}+A \cdot B \cdot C_{i n}
\end{aligned}
$$

## 1-bit Full Adder as a Module

When building more complex circuits, it is useful to consider sub-circuits as individual, "black-box" modules. For example:


## Chaining a 4-bit Adder

An 4-bit adder built by chaining 1-bit adders:


This has one serious shortcoming. The carry bits must ripple from top to bottom, creating a lag before the result will be obtained for the final sum bit and carry.

## Carry-Lookahead Adder

Perhaps surprisingly, it's possible to compute all the carry bits before any sum bits are computed... and that leads to a faster adder design:


Why is this faster than the ripple-carry approach?

## Latency

The answer lies in the concept of gate latency.
Each logic gate takes a certain amount of time (usually measured in picoseconds) to stabilize on the correct output... we call that the latency of the gate.

For simplicity, we'll assume in this course that all gates (except inverters) have the same latency, and that inverters are so fast they can be igored.

Then, the idea is that the latency of a circuit can be measured by the maximum number of gates a signal passes through within the circuit... called the depth of the circuit.

So, the 1 -bit full adder we saw earlier has a depth of 2.

## Carry-Lookahead Adder Latency

Without going into details:


How does that compare to the ripple-carry approach?

A 4-bit ripple-carry design would have 4 1-bit full adders, and we've seen that each of those has a depth of 2 gates.

But those adders fire sequentially, so running one after the other would entail a total depth of 8 gates.

So, the ripple-carry design would be 1.6 times as "deep" and it's not unreasonable to say it would take about 1.6 times as long to compute the result.

Just how you'd implement the computation of those carry bits is an interesting question...

The following slides illustrate an approach used to improve efficiency, versus the ripple-carry design covered earlier.

These may or not be covered, at the discretion of your instructor.

Carry-Lookahead Logic
Let's look at just how the carry bits depend on the summand bits:

```
Cllllll
    a
    b
    S}\mp@subsup{\mathbf{S}}{3}{}\quad\mp@subsup{\mathbf{S}}{2}{}\quad\mp@subsup{\mathbf{S}}{1}{}\quad\mp@subsup{\mathbf{S}}{0}{
```

It's clear that $c_{1}=1$ if and only if at least two of the bits in the previous column are 1.

Since this relationship holds for every carry bit (except $\mathrm{c}_{0}$ ), we have the following general Boolean equation for carry bits:

$$
c_{i+1}=a_{i} \cdot b_{i}+a_{i} \cdot c_{i}+b_{i} \cdot c_{i}
$$

(Note that • represents AND and + represents OR.)

Now, this relationship doesn't seem to help until we look at it a bit more deeply:

$$
c_{i+1}=a_{i} \cdot b_{i}+a_{i} \cdot c_{i}+b_{i} \cdot c_{i}=a_{i} \cdot b_{i}+\left(a_{i}+b_{i}\right) \cdot c_{i}
$$

If we define

$$
\begin{aligned}
g_{i} & =a_{i} \cdot b_{i} \\
p_{i} & =a_{i}+b_{i}
\end{aligned}
$$

then we get the following relationships:

$$
\begin{aligned}
& c_{1}=g_{0}+p_{0} \cdot c_{0} \\
& c_{2}=g_{1}+p_{1} \cdot c_{1}=g_{1}+p_{1} \cdot\left(g_{0}+p_{0} \cdot c_{0}\right)=g_{1}+p_{1} \cdot g_{0}+p_{1} \cdot p_{0} \cdot c_{0}
\end{aligned}
$$

Now, we can calculate all of the $g_{i}$ and $p_{i}$ terms at once, from the bits of the two summands, and $\mathrm{c}_{0}$ will be given, so we can compute $\mathrm{c}_{1}$ and $\mathrm{c}_{2}$ before we actually do the addition!

## Carry-Lookahead Logic

Finally, here's how we can calculate $\mathrm{c}_{3}$ and $\mathrm{c}_{4}$ :

$$
\begin{aligned}
c_{3} & =g_{2}+p_{2} \cdot c_{2} \\
& =g_{2}+p_{2} \cdot\left(g_{1}+p_{1} \cdot g_{0}+p_{1} \cdot p_{0} \cdot c_{0}\right) \\
& =g_{2}+p_{2} \cdot g_{1}+p_{2} \cdot p_{1} \cdot g_{0}+p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0} \\
c_{4} & =g_{3}+p_{3} \cdot c_{3} \\
& =g_{3}+p_{3} \cdot\left(g_{2}+p_{2} \cdot g_{1}+p_{2} \cdot p_{1} \cdot g_{0}+p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}\right) \\
& =g_{3}+p_{3} \cdot g_{2}+p_{3} \cdot p_{2} \cdot g_{1}+p_{3} \cdot p_{2} \cdot p_{1} \cdot g_{0}+p_{3} \cdot p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}
\end{aligned}
$$

So, we have the necessary logic to implement the 4-bit Carry Lookahead unit for our 4-bit Carry Lookahead Adder

4-bit Carry Lookahead
Computes C_i:C_\{i+3\}


## Carry-Lookahead Logic



The $g_{i}$ and $p_{i}$ bits represent an abstract view of how carry bits are generated and propagate during addition:

$$
\begin{array}{ll}
g_{i}=a_{i} \cdot b_{i} & \begin{array}{l}
\text { generate bit for } i \text {-th column } \\
\text { adding the summand bits generates a carry- } \\
\text { out bit iff both summand bits are } 1
\end{array} \\
p_{i}=a_{i}+b_{i} & \begin{array}{l}
\text { propagate bit for } i \text {-th column } \\
\text { if } c_{i}=1 \text { (the carry-out bit from the previous } \\
\text { column), there's a carry-out into the next } \\
\text { column iff at least one of the summand bits is } 1
\end{array}
\end{array}
$$

## Abstraction

So, here's why the formulas we've derived make sense intuitively:

$$
c_{1}=g_{0}+p_{0} \cdot c_{0} \quad c_{1} \text { is } 1 \mathrm{iff}:
$$

$c_{0}$ was 1 and column 0 propagated it
or
column 0 generated a carry-out

$$
c_{4}=g_{3}+p_{3} \cdot g_{2}+p_{3} \cdot p_{2} \cdot g_{1}+p_{3} \cdot p_{2} \cdot p_{1} \cdot g_{0}+p_{3} \cdot p_{2} \cdot p_{1} \cdot p_{0} \cdot c_{0}
$$

 column 0 generated a carry-out and columns 1 to 3 propagated it, or
column 1 generated a carry-out and columns 2 to 3 propagated it, or
column 2 generated a carry-out and column 3 propagated it, or column 3 generated a carry-out

## Implementation Below the Gate Level

Digital Logic
The following slides illustrate how transistors might be used to implement the logic gates introduced earlier.

These may or not be covered, at the discretion of your instructor.

## Aside: Transistors

Transistors are a primary building block for electronic circuits.



## MOS-FET

(metal-oxide-semiconductor field-effect transistor) Mohamed Atalla \& Dawon Kahng, Bell Labs

```
* By Brews ohare - Own work, CC BY-SA 3.0,
    https://commons.wikimedia.org/w/index.php?curid=18796795
```



## Aside: Implementing Logic Gates

Here's one way an inverter might be implemented:


Output signal equals complement of data input.

Pull resistor
(reduces signal that's less than 1 to 0 )
(Apologies to electronics engineers for the inherent imprecision of this.)

## Aside: Implementing Logic Gates

Here's one way an AND gate might be implemented:

(Apologies to electronics engineers for the inherent imprecision of this.)

## Aside: Implementing Logic Gates

Digital Logic
Here's one way an OR gate might be implemented:

(Apologies to electronics engineers for the inherent imprecision of this.)

